

# \* Introduction to 8085 Microprocessor! -

769000 operation/sec

1- 8 bit M.P

size of data bits bus

2- Address bus  $\Rightarrow$  16 bits

3- The 8085 micro processor operates on single +5 volt power supply

4- It can operate with clock freq. of 3 MHz

5- It provides 8 bit I/O - 4 O/P addresses that means 256 I/O addresses devices

6- The address of 8085 is divided into two parts

(i) Higher order bus

(ii) Lower order bus

$A_{15} - A_8$

$AD_7 - AD_0$

7-  $AD_7 - AD_0$  is multiplex for datalines and address lines in order to reduce the no. of pins in ext. pin in the 8085 MP

8- There are 74 instructions that can be used by 8085 with diff. types of addressing modes

(i) Immediate addressing mode

(ii) Register " "

(iii) Direct " "


(iv) Indirect " "

(v) Implied " "

(vi) ~~Other~~

# Implicit Mode :- Addressing Modes :-

- (i) Provides the flexibility to the programmer in which we can write sequence of the inst. as per our choice in order to perform certain kind of operation
- (ii) Different addressing modes have different lengths, so programmer can use shorter inst. in order to ~~ex~~ reduce the execution time.



SP, D = Serial I/O data  
SOD = Serial I/O data

SP - Stack pointer  
PC - Program Counter  
IR = Instruction register

## Major Block of 8085

- 1- ALU
- 2- Special Purpose Register (A, T, F, IR)
- 3- General Purpose registers (B, C, D, E, HL)
- 4- Timing & Control register
- 5- Interrupt Control
- 6- Special I/O Control

### ALU

- 1- It is used to perform arithmetic & logical operation, Add., sub., compare, increment, decrement
  - 2- Logical  $\rightarrow$  AND, OR, XOR, comp and other
  - 3- other branching inst
- ### Special Purpose Register:-

### Accumulator:-

- 8 bit register
- Primarily used to store the first data inst whenever we are performing arithmetic or logical operation
- $\&$  Mostly the opp of these operation is also stored in accumulator

### IR:-

- 8 bit register
- which is used to store opcode of each instruction

Max no. of opcodes = 256

## General Purpose Registers :-

B, C, D, E, H, L are general purpose 8 bit registers. which are used to store temp data while performing ~~arithmetic~~ arithmetic and logical operations.

In order to operate 16 bit data these registers can be used in register pairs

(BC, DE, HL)

HL :- It is the most important register pair as it can also be used as a default memory pointer.

1st bit stored in 1st register and 16th bit in second register.

\* 16 Bit Register :- PC & SP


PC :- It is a 16 bit register which is used to hold the memory address the microprocessor uses program counter to sequence the execution of instructions.

The function of PC is to point the memory location from which the next inst. is to be fetched when a bit is being fetched the program counter is incremented by one to point to the next memory location.

SP! - This 16 bit register to hold memory address of a stack. It points to a memory location in read read write memory which is the starting address of a stack

\* Flag Register! - It is 8 bit register special purpose. which is used to hold the status of any arithmetic or logical operation after their execution

There are five different status flag in flag register



Sign flag! - After the executing of arithmetic or logical operations. If bit D<sub>7</sub> is the result of 1 then sign flag is set and if D<sub>7</sub> is 0 then sign flag is reset

Set sign flag represent -ve no./result  
 Reset " " " " +ve no./result

Zero flag! - It is being set when the result of any arithmetic or logical operation is all zero

E = 1 All zero result  
 E = 0 Many zero result

Auxiliary Carry result:- when a carry is being generated from bit  $D_3$  to  $D_4$  or lower level to higher level

Auxiliary carry flag is not accessible to programmer and this kind of flag is respected to ~~DEF~~ BCD no.

Parity flag:-

Set on even no. of 1  
Reset on odd no. of 1

Carry flag:- whenever the carry generated after <sup>bit</sup>  $D_7$  after performing the operation. Then this flag is set otherwise it is reset

Ex (4) Perform these following operation in binary and find the status of each flag and flag register.

1-  $(27)_{10} - (54)_{10}$  2's comp.

2-  $(35)_{10} + (69)_{10}$

sol<sup>n</sup> 2:-

~~00110101~~

~~00110101  
01101001  
-----  
10011110~~

00100011  
01000101  
-----  
01101000

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	X	0	X	0	X	0


1-  $00011011$  (27)

$00110110$  (54)

$11001010$  (-54)


$$\begin{array}{r} 00011011 \text{ (27)} \\ 11001010 \text{ (-54)} \\ \hline 11100101 \end{array}$$

$$\begin{array}{r} 00011010 \\ +1 \\ \hline 00011011 \end{array} \quad \left. \vphantom{\begin{array}{r} 00011010 \\ +1 \\ \hline 00011011 \end{array}} \right\} \text{ (X)}$$



3-  $(27)_{10} + (54)_{10}$

$$\begin{array}{r} 00011011 \\ 00110110 \\ \hline 01010001 \end{array}$$



### Control 4 Status Symbols:-

1- ALE  $\Rightarrow$  Address Latch Enable

(i) This is control signals. This +ve going pulse generated every time 8085 begins and operations

2-  $\overline{RD}$

(ii) It indicates that bit  $AD_7 - AD_0$  are address bits not data bits

(iii) This signal is primarily used to latch the lower order multiplexed address bus so

that  $A_0 - A_{15}$  can be combinedly used as an address bus

2-  $\overline{RD} \Rightarrow$  Read bar! -

This is the low level control signal, which indicates that selected I/O or memory is being read and data is available on data bus

3-  $\overline{WR} \Rightarrow$  write bar! -

This is the low level control signal, which indicates that data on the data bus is to be written either in memory or I/O

Status signals! -

(i)  $\overline{IO/M}$ ! -

This signal is used to select or indicate the data is being stored or read either from the memory or I/O device. If it is 1 then I/O is used if it is zero then it is a memory operation

-ve cycle	$\overline{IO/M}$	$S_1$	$S_0$	control system
Op code fetch	0	1	1	$\overline{RD} = 0$
Memory read	0	1	0	$\overline{RD} = 0$
Memory write	0	0	1	$\overline{WR} = 0$
I/O read	1	1	0	$\overline{RD} = 0$
I/O write	1	0	1	$\overline{WR} = 0$
Interrupt Ack	1	1	1	$\overline{INTA} = 0$
HLT	Z	0	0	} high impedance state
HOLD	Z	X	X	
RESET	Z	X	X	



## \* Interrupt:-

(i) These signals are used to make microprocessors respond to high priority externally initiated signals

(ii) when an interrupt signal is detected by processor it suspend the execution of current program (as per priority) and execute the program corresponding to an interrupt signal known as service routine

There are five interrupt signals:-

1- INTR  $\Rightarrow$  This is the general purpose interrupt which is an active high  $\bar{S}/P$  signal. This interrupt is having the lowest priority out of all interrupt.

2- Restart Interrupt:- All  $\bar{R}TS$ 's: These interrupt are vectored interrupts. The transfer the program control to specific memory location. These interrupts have higher priority are compared to INTR.

RST 7.5

RST 6.5

RST 5.5

3- TRAP  $\Rightarrow$  This is non maskable interrupt with highest priority. This is vectored.

This interrupt cannot be stop by any command by the microprocessor.

INTA ⇒ This is a low level o/p signal, which is an interrupt acknowledgement generated from the processor, which is reply to INTR interrupt request.

### Reset Signals:-

RESET IN ⇒ Low level signal

RESET OUT ⇒ High level signal

READY ⇒ It is a signal that serves to delay the processor's read/write signals until a slow peripheral is ready to send or receive the data.

If this signal goes low then processor is allow to wait for integral no. of clock cycles until ready signal becomes high.

### DMA Signals:- Direct memory Access


HOLD ⇒ It is an active high o/p signal from external peripheral (DMA controller)

HLEDA which is requesting to use address and data bus. After receiving the hold request microprocessor releases address bus & data bus in subsequent cycle.

HLEDA ⇒ Hold Acknowledgement  
This is an active high o/p signal which indicates that processor is ready to release address bus and data bus.

Processors regain the control of buses again when hold signal goes low

Ques Draw the pin diagram of 8085 micro processor and briefly explain serial control signal




8085A

SID  $\Rightarrow$  Data line for serial input

SOD  $\Rightarrow$  Data line for serial output

# \* Assembly language programming of 8085 :-

## 1- Instruction format :-




- (i) Register
- (ii) Storage ~~to~~ 8 or 16 data
- (iii) " " " " " address

## 2- classification based on functionality :-

- (i) Data transfer / Copy operation
- (ii) Arithmetic operation
- (iii) Logical operation (AND, OR, XOR, Comp)
- (iv) Branching operation
- (v) Machine control instruction :- These instruction control the machine, related to machine, only opcode no operand

## Addressing Modes of 8085 :-


### (i) Immediate addressing mode



- Ex
- (i) MVI B, 45H  $\Rightarrow B \leftarrow 45$
  - (ii) ADI 05H  $\Rightarrow A + 05 \Rightarrow A$
  - (iii) ANI 15H  $\Rightarrow (A) \text{ AND } (15) \Rightarrow A$

In the immediate mode first the operand specified is 8 bit always in the form of 8 bit / 16 bit data

(ii) Register addressing Mode!:-




(i) ADD B  $\Rightarrow A + B \Rightarrow A$


(ii) MOV B, D  $\Rightarrow B \leftarrow D$

(iii) ANA D  $\Rightarrow (A) \text{ AND } (D) \Rightarrow A$


(iii) Direct addressing Mode!:-




The operand field in this type of addressing mode is in the form of 8 bit or 16 bit address and the operation is performed on the contents of the specified memory location



(iv) Indirect addressing Mode!:-



- (i) ADD MOV
- (ii) ADD
- (iii) Sub



## ② Implicit or Implied addressing Mode:-


In this type of add. mode the operands are specified implicitly in the inst. the opcode of the inst.

opcode

Ex CMA  $\Rightarrow$  Compliment contents of acc.

CMC  $\Rightarrow$  Compliment carry bit in flag register

RLC } Rotate  
RRC }



## Classification based on functionality:-

### (1) Data transfer:-

no flags are affected  $R \Leftrightarrow R$

In data transfer addition  $R \Leftrightarrow \text{Memory}$

$R \Leftrightarrow \text{I/O}$



Memory	Addressing Mod $p$	Instruction Length	Example
MVI, R, 8 bit	Immediate	2-byte	MVI C, 30 H
(2) LXI R <sub>p</sub> , 16 bit Load extended immediate	Immediate	3-byte	LXI B, 2100 R <sub>1</sub> 00 ↓ B C
(3) MOV R <sub>D</sub> , R <sub>S</sub>	Register	1-byte	MOV B H
(4) LDA, 16 bit Load acc. contents from specified memory location	Direct	3-byte	2500 H

STA 16 bit Store acc. contents at spec. mem. loc.	Direct	3-byte	STA 2700
LHLD, 16 bit	Direct	3-byte	LHLD, 1525H
SHLD 16 bit	Direct	3-byte	SHLD, 1600H
MOV Rd, M	Indirect	1-byte	MOV C, M
MOV M, Rs	"	"	MOV M, B Data of source (Rs) register will be store at the memory location pointed by HL register pair
IN 8 bit	Direct	2 byte	IN 40H
OUT 8-bit	"	"	OUT 01H

→ This inst will load the contents of acc. from the specified peripheral address

→ This inst store the content of acc. at the specified peripheral address

LDAX Rp	Indirect	1 bit	LDAX B This inst. will load the acc. with the contents of memory location pointed by a Rp (only BC, DE)
STAX, Rp	Indirect	1-byte	STAX D Content of acc. will be stored at memory location pointed by a Rp

XCHG (Exchange the contents of HL & DE)	implicit	1-byte	
SPHL Load the contents of HL register in stack pointer register	implicit	1 byte	
XTHL Exchange the contents of HL with top of the stack	)	)	
Push Rp	<del>Register</del> Register	1 byte	Push H (Decrement)
Pop Rp	)	)	POP H (Increment)

Ques write an assembly language program using data transfer inst. to perform the following operations.

- (i) Load 20H and 36H in HL Register
- (ii) Load acc. register with 42H
- (iii) Store the contents of L Register at the memory location 2091
- (iv) Load DAE registers from the memory location pointed by HL registers.

sol<sup>n</sup> (i) ⇒ (a) MVI H, 20H      (b) LXI H, 2036  
MVI L, 36H



## (ii)(b) Arithmetic Instructions :-

All inst. except increment & decrement :-

- (i) These inst. assume implicitly that one of the operand is accumulator
- (ii) These inst. placed the result in the accumulator
- (iii) They will modify all the flags as per the status of the result
- (iv) These inst. do not affect the contents of operand register

for increment & decrement operations :-

- (i) These operation can be perform on register, register pair, memory
- (ii) These inst affect the contents of specified register.
- (iii) These inst affect all the flag except carry flag

Mnemonics	Addressing Mode	Instruction length	Ex	Function
ADD R	Register	1 byte	ADD	$A + C \Rightarrow A$
ADI 8bit	Immediate	2 byte	ADI 05H	$A + 8bit \Rightarrow A$ data
SUB R	Register	1 byte	SUB D	$A - D \Rightarrow A$
SUI 8bit	Immediate	2 byte	SUI 07H	$A - 07 \Rightarrow A$
ADC R	Register	1 byte	ADC H	$A + R + \overset{CY}{1} \Rightarrow A$
SBB R	Register	1 byte	SBB C	$A - R - \overset{CY}{1} \Rightarrow A$

ADD	M	Indirect	1 byte	ADD M	$A + M[PC] \rightarrow A$ H <sub>2</sub>
SUB	M	"	"	SUB M	$A - M[PC] = A$
INR	R	Register	1 byte	INR L	$R + 1 = R$
DCR	R	Register	1 byte	DCR B	$R - 1 = R$
INX	R <sub>P</sub>	Register	1 byte	INX B	$BC + 1 \rightarrow BC$
DCX	R <sub>P</sub>	Register	1 byte	DCX B	$DE - 1 = DE$
ACI	8bit	Immediate	2 byte	ACI 43H	$A + 43 + CY = A$
SEI	8bit	Immediate	2-byte	SBI 24H	$A - 24 - CY = A$
ADC	M	Indirect	1-byte		$A + M + CY = A$
SBB	M	Indirect	1-byte		$A - M - CY = A$
DCK	M	"	1 byte		$M \rightarrow HL$
INR	M	"	1-byte		$M + 1 = HL$
DAD	R <sub>P</sub>	Register	1 byte		$HL + BC = HL$
DAA		Implicit	1-byte		

Ex write the inst. to load 16-bit no. 2500  
in Hand L registers, using MVI and LXI  
opcodes

Sol<sup>n</sup> MVI H, 25 H      LXI H, 2500  
MVI L, 00 H

Que The memory location 2050 hold the data  
byte F7 H. write an inst. to transfer this  
data byte into accumulator. using following  
different opcodes

(1) LDA (2) MOV (3) LDAX

(1) LDA 2050

(2) LXI H, 2050  
MOV A, M

(3) LXI B, 2050  
LDAX B

A	F
B 32H	C
D	E
H	L

Ques Register B contains 8 bit data @ 32H. Illustrate MOV and LDAX STAX inst to copy the contents of register B into memory location 8000H. Using indirect addressing mode.

Soln

MVI B, 32H
LXI H, 8000
MOV M, B

DAD Rp:- This inst is used to add the contents of HL register pair with specified register pair. and the result will also be stored in HL register pair.

we can perform 16 bit addition in single line

This CY flag is altered to reflect the result of 16 bit add. no other flags are affected.

DAA:- This is used to convert the result into valid BCD no. All flags are affected.

H	19		14
	15		6
	2E	→	20
	48		76
	34		4

# (c) Logical Instruction 5

- (A) AND, OR, XOR can be used either with 8-bit data or with register or with memory
- (i) These inst implicitly assume that accumulator is one of the operand
- (ii) While executing these inst. carry flag is reset all other flags are affected on the basis of status of the result
- (iv) The result will also be placed in accumulator and second operand register will remain same

Mnemonic	Addressing Mode	Instruction	Ex
ANI 8-bit	Immediate	2 byte	ANI 45H $\rightarrow A(AND)45 = A$
ORI 8-bit	"	"	ORI F2H $\rightarrow A(OR)F2 = A$
XRI 8-bit	"	"	XRI A6H $\rightarrow A(XOR)A6 = A$
ANA R	Register	1 byte	ANA B
ORA R	"	"	ORA C
XRA R	"	"	XRA D
ANA M	Indirect	1 byte	
ORA M	"	"	
XRA M	"	"	

Ex Register B & C are loaded with 8-bit data  
 A9H & 36H respectively add the contents of  
 B & C registers and display the store of the  
 result at memory location 2999H. Also  
 update the final contents of flag register

Sol<sup>n</sup>

MVI B, A9H

MVI C, 36H

MOV A, B

ADD, C

~~HLT~~

~~LXI H, 2999~~

LXI H, 2999

~~MOV M, A~~

MOV M, A

HLT

Ex 1

A = B6H

B = 32H

ANA B

ORA B

XRA B

update accumulator contents, flag status

Sol<sup>n</sup>

B6 = 10110110

32 = 00110010

(i) (A) AND (B)

A = 32

~~f~~

(ii) (OR)

A = B6


(iii) XOR

A = 84

	(i)	(ii)	(iii)
S	0	0	1
Z	0	0	0
CY	0	0	0
P	0	0	1


## (2) Rotate Instruction:-

(a) RLC  $\Rightarrow$  Rotate accumulator left with carry





only carry flag will be update after  
not update the inst no other flag  
is a updated

(b) RAL  $\Rightarrow$  Rotate accumulator left through carry





(c) RRC  $\Rightarrow$  Rotate accumulator Right with carry  
 cy  $\square$



(d) RAR  $\Rightarrow$  Rotate accumulator right through carry

A  $\Rightarrow$  A . A H



Ques A = 04 Right shift  $\Rightarrow$  Divide  
 left shift  $\Rightarrow$  multiply

Rotate inst used in various app.

- (i) Divide by 2 & multiply by 2
- (ii) To check no. is even or odd
- (iii) To check no. is +ve or -ve

### (3) Complement (NOT) instruction:-

(a) CMA  $\Rightarrow$  complement the contents of accumulator

&  $A = 32H$

$= 0011\ 0010$

$A = 1100\ 1101 = CDH$

Implicit 1 byte

No flag affected.

Ques write the inst to load 8 bit data in acc. from memory location 2015 40H

(ii) Add 32H in acc. ~~to~~ two times

(iii) Rotate the final contents of acc. using RLC inst

(iv) Comp. acc. contents. what will be the final result in acc.

LDA 2015

MVI B, 32

ADD B

ADD B

RLC

CMA

HLT

$\&$  MOV A, C

A 0132

0100 0000

0011 0010

0111 0010

0011 0010

1010 0100

RLC 01001001

CMA 1011010

B 6



#### (4) Compare Instruction :-

CMP R  
CMP M  
CPI 8bit

}  $A - R \Rightarrow$  If  $A < R/M$  ;  $CY = 0$ ;  $Z = 0$

↓  
05  
-06

If  $A = R/M$  ;  $CY = 0$ ;  $Z = 1$

If  $A > R/M$  ;  $CY = 0$ ;  $Z = 0$

(i) The content of register or memory will not be altered.

(ii) P, AC, S will be update on the basis of result of subtraction.

#### (d) Branching Instruction :-

These are most powerful instruction because they allow to microprocessors to change the sequence of the program either conditionally or unconditionally.

##### + Unconditional Jump instruction :-

Ex JMP 16 bit  $\Rightarrow$  JMP 2500  $\rightarrow$  (Address)

##### 2- Conditional Jump :- (CY, P, Z, S)

Ex (a) JC 16 bit  $\Rightarrow$  Jump if  $CY = 1$

(b) JNC 16 bit  $\Rightarrow$  Jump if  $CY = 0$

(c) JZ 16 bit  $\Rightarrow$  Z = 1

(d) JNZ 16 bit  $\Rightarrow$  Z = 0

(e) JM 16 bit  $\Rightarrow$  S = 1

(f) JP 16 bit  $\Rightarrow$  S = 0

(g) JPO 16 bit  $\Rightarrow P=0$

(h) JPE 16 bit  $\Rightarrow P=1$

Ques Load the numbers 9B & A7 in registers D & E. Add both the numbers if result is greater than FF. Display 01 at o/p code, Post 1

Sol<sup>n</sup> 2000 MVI D, 9B

2002 MVI E, A7

2004 MOV A, D

2005 ADD E

2006 JNC 200B

2009 MVI A, 01H

200A OUT 01H

D = 9B

E = A7

A = 9B

A + E = Sum (A)

Post = A.7 + 9B

Ques Write w.a.p. to add two 8 bit no. store the result as well as carry at memory location 2070, 2071 respectively

MVI D, 9B

D = 9B

MVI E, A7

E = A7

MVI A, B

A = 9B

ADD E

JC SKIP

STA 2070

MVI A, 00H

STA 2071

HLT

SKIP:

STA 2070

MVI A, 01H

STA 2071

HLT

$$\begin{array}{r} 9B \\ + A7 \\ \hline 92 \end{array}$$

Ques write an A.L.P to exchange the contents of two memory location 8001, 8002

(i) Using direct addressing (LDA)

(ii) Using indirect addressing

8001 52H  
8002 35H

(i) ~~MOV B, 52H~~  
~~MOV C, 35H~~

~~MOV~~

```
(i) LDA 8001
    MOV B, A
STA 8001
    LDA 8002 → STA 8001 @ 8000 = 35
    MOV A, B
    STA 8002
    HLT
```

ACC.  
↓  
arithm register.  
↓  
arithm data bus  
↓  
mem

A = 52  
B = 52  
A = 35  
A = 52  
8002 = 52

```
(ii) mov LXI B, 8001H
```

```
LXI D, 8002H
```

```
LDAX B
```

```
MOV H, A
```

```
LDAX D
```

```
STAX B
```

```
MOV A, H
```

```
STAX D
```

```
HLT
```

B C  
80 00

D E  
80 02

A = 52  
H = 52  
A = 35  
8001 ← 35  
A = 52  
8002 ← 52

Ques w.a.p. to add two 16 bit no. stored in memory location 2051, 2052, 2053, 2054 store the result at 2055 and 2056. Use

(i) ~~add~~ ADD, ADC inst.

(ii) DAD, Rp

(i) LDA 2051      A = 2051  
 MOV B, A      B = 2051  
 LDA 2053  
 ADD, B  
 STA 2055  
 LDA 2052  
 MOV C, A  
 LDA, 2054  
 ADD C  
 STA 2056  
 HLT

(ii) LHL D 2051  
 XCHG  
 LHL D 2053  
 DAD D  
 SHLD 2055  
 HLT

(i) LDA 2051  
 L = 34  
 H = 12  
 HL  
 ↓  
 DE  
 LHL D 2053  
 L = 67  
 H = 45

### \* Instruction Cycle :-

The time required to execute an inst. is called instruction cycle, it may consist of 1-6 ~~Tstates~~ machine cycles

### (i) Machine Cycle :-

The time required to access the memory or I/O devices is called machine cycle

The time required to execute one inst. in one cycle is called machine cycle

One machine cycle may consist of 3-6 T states

One clock cycle is equivalent to one T state

Machine cycles of 8085

opcode fetch cycle (4T)

Memory read cycle (3T)

Memory write cycle (3T)

I/O read cycle (3T)

I/O write cycle (3T)

Ex STA 526AA

2000 32

2001 6A

2002 5A

